z-logo
open-access-imgOpen Access
Fine-Grain Power-Gated Logic for Asynchronous Circuit Using Partial Charge Reuse
Author(s) -
C Preethibha
Publication year - 2014
Publication title -
iosr journal of engineering
Language(s) - Uncategorized
Resource type - Journals
eISSN - 2278-8719
pISSN - 2250-3021
DOI - 10.9790/3021-04515260
Subject(s) - reuse , computer science , asynchronous communication , charge (physics) , electrical engineering , telecommunications , physics , ecology , quantum mechanics , engineering , biology

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom