z-logo
open-access-imgOpen Access
FPGA Design Methodology for Time Domain Dead Beat Algorithm
Author(s) -
Siddhant Malik
Publication year - 2012
Publication title -
iosr journal of engineering
Language(s) - English
Resource type - Journals
eISSN - 2278-8719
pISSN - 2250-3021
DOI - 10.9790/3021-021014953
Subject(s) - computer science , beat (acoustics) , field programmable gate array , algorithm , computer hardware , acoustics , physics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom