Open AccessModified Distributive Arithmetic Based DWT-IDWT Processor Design and FPGA Implementation for Image Compression
Author(s) -
J. V. R. Prasad
Publication year - 2013
Publication title -
iosr journal of computer engineering
Language(s) - English
Resource type - Journals
eISSN - 2278-8727
pISSN - 2278-0661
DOI - 10.9790/0661-1253944
Subject(s) - computer science , distributive property , field programmable gate array , arithmetic , image compression , compression (physics) , computer hardware , image (mathematics) , jpeg 2000 , computer architecture , embedded system , parallel computing , artificial intelligence , image processing , mathematics , pure mathematics , materials science , composite material
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom