z-logo
open-access-imgOpen Access
Design of High Speed Phase Frequency Detector in 0.18 μm CMOS Process for PLL Application
Author(s) -
Abhinav Deshpande
Publication year - 2016
Publication title -
international journal of computer applications technology and research
Language(s) - English
Resource type - Journals
ISSN - 2319-8656
DOI - 10.7753/ijcatr0506.1004
Subject(s) - phase locked loop , computer science , cmos , process (computing) , detector , pll multibit , phase detector , electronic engineering , computer hardware , electrical engineering , optoelectronics , telecommunications , materials science , operating system , jitter , voltage , engineering

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom