
Modulation of electrical properties in carbon nanotube field-effect transistors through AuCl<sub>3</sub> doping
Author(s) -
Mingxu Song,
Huaipeng Wang,
Yilin Sun,
Leyi Cai,
Xiaokuo Yang,
Dan Xie
Publication year - 2021
Publication title -
wuli xuebao
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.199
H-Index - 47
ISSN - 1000-3290
DOI - 10.7498/aps.70.20211026
Subject(s) - doping , materials science , threshold voltage , carbon nanotube , annealing (glass) , nanotechnology , optoelectronics , voltage , transistor , electrical engineering , engineering , composite material
Carbon nanotube-based field-effect transistors (CNFETs), as a new generation of nanodevices, are still difficult to apply to actual logic circuits due to the lack of a mature threshold voltage control mechanism. Here in this work, a feasible and large-scale processing surface doping method is demonstrated to effectively modulate the threshold voltage of CNFETs through the p-type doping effect of gold chloride (AuCl 3 ). A comprehensive mapping from electrical parameters ( I on / I off , V th and mobility) to doping concentration is carefully investigated, demonstrating a p-doping effect induced by surface charge transfer between Au 3+ and carbon nanotube networks (CNTs). Threshold voltage of CNFETs can be effectively adjusted by varying the doping concentration. More importantly, the devices doped with low concentration AuCl 3 exhibit good electrical properties including greatly improved electrical conductivity, 2–3 times higher in mobility than intrinsic carbon nanotubes. Furthermore, the effects of annealing on the electrical properties of the AuCl 3 -doping CNFETs are studied, demonstrating that the p-type doping effect reaches the optimized state at a temperature of 50 °C. Finally, first-principles calculation method is used to verify the doping control mechanism of Au 3+ to carbon nanotubes. This research provides important guidance for realizing large-area low-power logic circuits and high-performance electronic devices in the future.