z-logo
open-access-imgOpen Access
A New Orthogonal Signal Generator with DC Offset Rejection for Single-Phase Phase Locked Loops
Author(s) -
Xiaojiang Huang,
Lei Dong,
Furong Xiao,
Xiaozhong Liao
Publication year - 2016
Publication title -
journal of power electronics
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.23
H-Index - 33
eISSN - 2093-4718
pISSN - 1598-2092
DOI - 10.6113/jpe.2016.16.1.310
Subject(s) - offset (computer science) , phase locked loop , signal generator , dc bias , phase (matter) , signal (programming language) , generator (circuit theory) , single phase , control theory (sociology) , electrical engineering , computer science , electronic engineering , physics , engineering , voltage , power (physics) , control (management) , artificial intelligence , programming language , quantum mechanics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom