FPGA-based Accelerator to Speed-up Seismic Applications
Author(s) -
V. W. C. Medeiros,
Rick Rocha,
A. P. A. Ferreira,
J. C. B. L. Correia,
J. P. F. Barbosa,
Abel G. Silva-Filho,
Maria Eduarda Castro Aguiar Gomes de Lima,
Rodrigo Gandra,
Ricardo Bragança
Publication year - 2011
Language(s) - English
Resource type - Conference proceedings
DOI - 10.5753/wscad.2011.17269
Subject(s) - speedup , computer science , general purpose computing on graphics processing units , field programmable gate array , design space exploration , parallel computing , context (archaeology) , hardware acceleration , reuse , acceleration , cuda , embedded system , operating system , graphics , classical mechanics , biology , paleontology , physics , ecology
Hardware accelerators such as GPGPUs and FPGAs have been used as an alternative to the conventional CPU in scientific computing applications and have shown significant performance improvements. In this context, this work presents an FPGA-based solution that explores efficiently the reuse of data and parallelization in both space and time domains for the first computational stage of the RTM (Reverse Time Migration) algorithm, the seismic modeling. We also implemented the same algorithm for CPU architectures and GPGPU and our results demonstrate that the FPGA-based approach can be a viable solution to improve performance. Experimental results show a speedup of 1.668 times compared with GPGPU and 25.79 times compared to CPU. Results were evaluated with the Marmousi velocity model, considering the same parameters in all approaches.
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom