z-logo
open-access-imgOpen Access
Implementation of the High Speed PLL
Author(s) -
Sudhaker Dixit
Publication year - 2022
Publication title -
interantional journal of scientific research in engineering and management
Language(s) - English
Resource type - Journals
ISSN - 2582-3930
DOI - 10.55041/ijsrem12972
Subject(s) - phase locked loop , voltage controlled oscillator , pll multibit , electronic engineering , jitter , engineering , computer science , synchronization (alternating current) , clock recovery , electrical engineering , clock signal , voltage , topology (electrical circuits)

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom