Implementation of the High Speed PLL
Author(s) -
Sudhaker Dixit
Publication year - 2022
Publication title -
interantional journal of scientific research in engineering and management
Language(s) - English
Resource type - Journals
ISSN - 2582-3930
DOI - 10.55041/ijsrem12972
Subject(s) - phase locked loop , voltage controlled oscillator , pll multibit , electronic engineering , jitter , engineering , computer science , synchronization (alternating current) , clock recovery , electrical engineering , clock signal , voltage , topology (electrical circuits)
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom