z-logo
open-access-imgOpen Access
Evaluating Coarse-Grained FPGAs having Hard Blocks Placed in Columns
Author(s) -
Husain Parvez
Publication year - 2022
Publication title -
international journal of emerging multidisciplinaries computer science and artificial intelligence
Language(s) - English
Resource type - Journals
eISSN - 2957-5036
pISSN - 2791-0164
DOI - 10.54938/ijemdcsai.2022.01.1.80
Subject(s) - field programmable gate array , column (typography) , computer science , routing (electronic design automation) , architecture , limit (mathematics) , computer architecture , parallel computing , channel (broadcasting) , embedded system , mathematics , telecommunications , art , mathematical analysis , frame (networking) , visual arts

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom