z-logo
open-access-imgOpen Access
Implementation of Rate-Compatible QC-LDPC Encoder Based on FPGA
Author(s) -
Ruijia Yuan,
Tianjiao Xie,
Jianhua Zhang
Publication year - 2022
Publication title -
highlights in science engineering and technology
Language(s) - English
Resource type - Journals
ISSN - 2791-0210
DOI - 10.54097/hset.v1i.516
Subject(s) - encoder , low density parity check code , computer science , field programmable gate array , parallel computing , throughput , code (set theory) , computer hardware , algorithm , decoding methods , telecommunications , set (abstract data type) , wireless , programming language , operating system

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom