
Implementation of Rate-Compatible QC-LDPC Encoder Based on FPGA
Author(s) -
Ruijia Yuan,
Tianjiao Xie,
Jianhua Zhang
Publication year - 2022
Publication title -
highlights in science, engineering and technology
Language(s) - English
Resource type - Journals
ISSN - 2791-0210
DOI - 10.54097/hset.v1i.516
Subject(s) - encoder , low density parity check code , computer science , field programmable gate array , parallel computing , throughput , code (set theory) , computer hardware , algorithm , decoding methods , telecommunications , set (abstract data type) , wireless , programming language , operating system