z-logo
open-access-imgOpen Access
Performance analysis and implementation of approximate multipliers on spartan 6 FPGA
Author(s) -
G Shobana,
R Chithiraimuthu,
A Adhithyavel
Publication year - 2022
Publication title -
international journal of health sciences (ijhs) (en línea)
Language(s) - English
Resource type - Journals
eISSN - 2550-6978
pISSN - 2550-696X
DOI - 10.53730/ijhs.v6ns1.7546
Subject(s) - spartan , verilog , computer science , field programmable gate array , digital signal processing , computation , key (lock) , multiplication (music) , adder , signal processing , computer hardware , computational science , parallel computing , arithmetic , algorithm , mathematics , latency (audio) , telecommunications , computer security , combinatorics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here