
A Versatile General Multiplier Divider Cell by Using Operational Trans-Resistance Amplifiers
Author(s) -
N.I. Khachab,
Abdallah K. Cherri,
Ahmad Hayssam
Publication year - 2017
Publication title -
journal of advance research in electrical and electronics engineering
Language(s) - English
Resource type - Journals
ISSN - 2208-2395
DOI - 10.53555/nneee.v4i8.161
Subject(s) - multiplier (economics) , amplifier , electronic circuit , computer science , electronic engineering , analog multiplier , electrical engineering , voltage , operational amplifier , transconductance , operational transconductance amplifier , cmos , engineering , transistor , digital signal processing , analog signal , economics , macroeconomics
In this paper, we present the design of a versatile general multiplier-divider cell by using the Operational Trans-resistance Amplifier (OTRA) and MOSFETs operating in the linear region. The design and the basic operation of this block is verified. Other operations can also be realized by simply choosing the inputs of the signals at the different terminals. These operations include square root operation, scalar vector multiplier and modulation to name a few. The new cell is reconfigurable and can be programmed by DC voltages. The resulting circuits are simulated by 0.18 m CMOS process through PSPICE. These simulation results verify the versatile operation of this cell.