z-logo
open-access-imgOpen Access
A New Low Power, Area Efficient 4-bit Carry Look Ahead Adder in CNFET Technology
Author(s) -
Ali Ghorbani,
Mehdi Dolatshahi,
S. Mohammadali Zanjani,
Behrang Barekatain
Publication year - 2022
Publication title -
majlesi journal of electrical engineering
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.156
H-Index - 7
eISSN - 2345-3796
pISSN - 2345-377X
DOI - 10.52547/mjee.16.1.65
Subject(s) - adder , power–delay product , computer science , electronic engineering , power consumption , power (physics) , carry (investment) , 4 bit , logic gate , swing , engineering , cmos , physics , finance , quantum mechanics , economics , mechanical engineering

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom