Open AccessPerformance Improvement of Antilogarithmic Converter Using 28 Regions Error Correction Scheme
Author(s) -
Aravind Kumar,
R. Seshasayanan
Publication year - 2019
Publication title -
asian journal of computer science and technology
Language(s) - English
Resource type - Journals
eISSN - 2583-7907
pISSN - 2249-0701
DOI - 10.51983/ajcst-2019.8.s3.2110
Subject(s) - field programmable gate array , logarithm , computer science , scheme (mathematics) , transformation (genetics) , computer hardware , arithmetic , embedded system , parallel computing , mathematics , mathematical analysis , biochemistry , chemistry , gene
Logarithmic conversion is a significant portion of numerous digital signals processing system and other applications. The anti logarithmic transformation presented in this paper is able to support the anti logarithmic conversion of data with the number of bits up to thirty-two. An efficient FPGA hardware implementation of logarithmic operations is an alternative option used in arithmetic operations. In this paper, we implemented an efficient anti logarithmic converter using FPGA. This implementation is compared with 28 regions error correction scheme. The proposed hardware architecture having less area, delay with less error cost. This design is implemented using HDL tool and synthesized using Xilinx CAD tool. The implementation has with respect to existing antilog converter.