z-logo
open-access-imgOpen Access
A7.4 - Cell Optimization for the IISIC CMOS-Chip Serving as a Front-End for Integrated Impedance Spectroscopy
Author(s) -
A. Renner,
J. Lappas,
Annemarie König
Publication year - 2015
Publication title -
proceedings sensor 2011
Language(s) - English
Resource type - Conference proceedings
DOI - 10.5162/sensor2015/a7.4
Subject(s) - cmos , front and back ends , electrical impedance , chip , dielectric spectroscopy , optoelectronics , materials science , front (military) , electronic engineering , electrical engineering , computer science , engineering , physics , mechanical engineering , electrode , quantum mechanics , electrochemistry , operating system

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom