Open AccessLow Power Square Root Carry Select Adder Using AVLS-TSPC-Based D Flip-Flop
Author(s) -
B. S. Premananda,
Nikhil Kiran Jayanthi,
Samana Hanumanth Managoli
Publication year - 2021
Publication title -
electrica
Language(s) - Uncategorized
Resource type - Journals
SCImago Journal Rank - 0.148
H-Index - 2
ISSN - 2619-9831
DOI - 10.5152/electr.2021.21024
Subject(s) - flip flop , carry (investment) , adder , square root , arithmetic , power (physics) , flip , square (algebra) , computer science , parallel computing , mathematics , telecommunications , physics , economics , chemistry , enhanced data rates for gsm evolution , apoptosis , biochemistry , geometry , finance , quantum mechanics , latency (audio)
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom