z-logo
open-access-imgOpen Access
Efficient Absolute Difference Circuit for SAD Computation On FPGA
Author(s) -
Jaya Koshta,
Kavita Khare,
Manish Gupta
Publication year - 2019
Publication title -
international journal of vlsi design and communication systems
Language(s) - English
Resource type - Journals
eISSN - 0976-1357
pISSN - 0976-1527
DOI - 10.5121/vlsic.2019.10201
Subject(s) - computer science , adder , comparator , field programmable gate array , encoder , computer hardware , arithmetic , algorithm , mathematics , electrical engineering , engineering , telecommunications , voltage , operating system , latency (audio)

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom