z-logo
open-access-imgOpen Access
Low Power-Area Design of Full Adder Using Self Resetting Logic with GDI Technique
Author(s) -
Simran Khokha,
Rahul Reddy K
Publication year - 2016
Publication title -
international journal of vlsi design and communication systems
Language(s) - English
Resource type - Journals
eISSN - 0976-1357
pISSN - 0976-1527
DOI - 10.5121/vlsic.2016.7406
Subject(s) - adder , computer science , power (physics) , arithmetic , computer hardware , mathematics , telecommunications , physics , quantum mechanics , latency (audio)

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom