z-logo
open-access-imgOpen Access
FPGA Implementation of Efficient VLSI Architecture for Fixed Point 1-D DWT Using Lifting Scheme
Author(s) -
D V Sowjanya
Publication year - 2012
Publication title -
international journal of vlsi design and communication systems
Language(s) - English
Resource type - Journals
eISSN - 0976-1357
pISSN - 0976-1527
DOI - 10.5121/vlsic.2012.3404
Subject(s) - field programmable gate array , scheme (mathematics) , very large scale integration , computer science , architecture , parallel computing , computer architecture , point (geometry) , arithmetic , embedded system , computer hardware , mathematics , art , mathematical analysis , geometry , visual arts

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom