z-logo
open-access-imgOpen Access
Design of Low Power Artificial Hybrid Adder using Neural Network Classifiers to Minimize Energy Delay Product for Arithmetic Application
Author(s) -
C. Pakkiraiah,
R.V.S. Satyanarayana
Publication year - 2022
Publication title -
international journal of computer applications
Language(s) - English
Resource type - Journals
ISSN - 0975-8887
DOI - 10.5120/ijca2022922094
Subject(s) - computer science , adder , artificial neural network , arithmetic , product (mathematics) , power (physics) , power–delay product , artificial intelligence , energy (signal processing) , algorithm , computer engineering , telecommunications , mathematics , statistics , physics , geometry , quantum mechanics , latency (audio)

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom