z-logo
open-access-imgOpen Access
Low Power and High Speed 13T SRAM Cell with Bit-Interleaving Capability
Author(s) -
Shivendra Kumar,
P Bhavana
Publication year - 2016
Publication title -
international journal of computer applications
Language(s) - English
Resource type - Journals
ISSN - 0975-8887
DOI - 10.5120/ijca2016909859
Subject(s) - computer science , interleaving , bit (key) , power (physics) , static random access memory , computer hardware , computer network , operating system , physics , quantum mechanics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom