z-logo
open-access-imgOpen Access
Leakage Power Reduction in CMOS VLSI Circuits
Author(s) -
Pushpa Saini,
Rajesh Mehra
Publication year - 2012
Publication title -
international journal of computer applications
Language(s) - Uncategorized
Resource type - Journals
ISSN - 0975-8887
DOI - 10.5120/8778-2721
Subject(s) - computer science , cmos , very large scale integration , leakage power , leakage (economics) , electronic circuit , reduction (mathematics) , power (physics) , electrical engineering , electronic engineering , computer architecture , embedded system , power consumption , physics , economics , macroeconomics , engineering , geometry , mathematics , quantum mechanics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here