z-logo
open-access-imgOpen Access
Efficient VLSI Implementation of DES and Triple DES Algorithm with Cipher Block Chaining concept using Verilog and FPGA
Author(s) -
Aqib Al Azad
Publication year - 2012
Publication title -
international journal of computer applications
Language(s) - English
Resource type - Journals
ISSN - 0975-8887
DOI - 10.5120/6345-8380
Subject(s) - computer science , verilog , field programmable gate array , block cipher , triple des , chaining , very large scale integration , algorithm , vhdl , parallel computing , computer architecture , arithmetic , embedded system , cryptography , mathematics , psychology , psychotherapist

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here