z-logo
open-access-imgOpen Access
Design of Low Power, High Gain PLL using CS-VCO on 180nm Technology
Author(s) -
Anshul Agrawal,
Rajesh Khatri
Publication year - 2015
Publication title -
international journal of computer applications
Language(s) - English
Resource type - Journals
ISSN - 0975-8887
DOI - 10.5120/21802-5110
Subject(s) - voltage controlled oscillator , computer science , phase locked loop , power (physics) , electrical engineering , telecommunications , physics , voltage , quantum mechanics , jitter , engineering

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom