z-logo
HomeZAIABlog
open-access-imgOpen Access
Cost Efficient Fault Tolerant Decoder in Reversible Logic Synthesis
Author(s) -
Md. RiazurRahman
Publication year - 2014
Publication title -
international journal of computer applications
Language(s) - Uncategorized
Resource type - Journals
ISSN - 0975-8887
DOI - 10.5120/18881-0160
Subject(s) - computer science , fault tolerance , distributed computing

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom

About

AboutCareersPublisher PartnersContact UsGet Organisational Trial or Quote

Learn

FAQsBlogTerms of UsePrivacy Policy

Download the Zendy App

Get it on
Google Play
Download on the
App Store

Discover

Explore

Copyright Knowledge E © 2026. All Rights Reserved.