z-logo
open-access-imgOpen Access
High Performance Implementation of Universal Gate using Low Power Source Gating Technique
Author(s) -
Harmeet SinghArora,
Rohan Kochar,
Geetanjali Sharma
Publication year - 2014
Publication title -
international journal of computer applications
Language(s) - English
Resource type - Journals
ISSN - 0975-8887
DOI - 10.5120/16830-6590
Subject(s) - computer science , power gating , gating , power (physics) , electrical engineering , transistor , voltage , physics , medicine , quantum mechanics , engineering , physiology

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom