Open AccessModified Binary Vedic Multiplication Using Carry Save Adder
Author(s) -
Bhavya,
Sunil Kumar H N,
Vijaymahantesh,
R P Shreyas,
M D Suhas
Publication year - 2021
Publication title -
international journal of advanced research in science, communication and technology
Language(s) - English
Resource type - Journals
ISSN - 2581-9429
DOI - 10.48175/ijarsct-1796
Subject(s) - adder , multiplication (music) , arithmetic , verilog , carry (investment) , binary number , carry save adder , computer science , multiplication algorithm , serial binary adder , bit (key) , mathematics , field programmable gate array , computer hardware , telecommunications , finance , combinatorics , economics , latency (audio) , computer security
This paper presents modified binary Vedic multiplication using carry save adder. The suggested modified binary Vedic multiplication technique is more efficient in terms of delay. The proposed circuit is implemented in Verilog HDL. The Xilinx ISE Design Suite 14.6 is used for circuit synthesis. The simulation done for 4-bit ,8-bit 16-bit multiplication operations. In this paper, the simulation waveforms are shown only for 4-bit and 8-bit multiplication operation based on the modified Vedic multiplication technique using carry save adder. The vedic multiplication method can be extended for a larger bit size. The delay compared with normal multiplication technique.