Open AccessLCD DISPLAY CONTROLLER APPLICATION BY DYNAMICALLY RECONFIGURABLE PLL USING NIOS II
Author(s) -
Archana. S. Bhambore,
R. R. Harkare,
Nehru Kandasamy
Publication year - 2013
Publication title -
international journal of electronic signal and systems
Language(s) - English
Resource type - Journals
ISSN - 2231-5969
DOI - 10.47893/ijess.2013.1139
Subject(s) - control reconfiguration , field programmable gate array , nios ii , embedded system , computer science , controller (irrigation) , phase locked loop , cyclone (programming language) , computer hardware , frame (networking) , reconfigurable computing , software , operating system , telecommunications , jitter , agronomy , biology
The Altera Cyclone family of FPGA provides the ability to perform run time reconfiguration which is known as Dynamic Reconfiguration. This paper concentrates on how to take a complex System-on-Chip design into three different components: fixed hardware, reconfigurable hardware and software, each handled by dedicated sub flow. The method to dynamically reconfigure the pll and application used to see variations in frame rate using LCD Display Controller with FPGA is presented. This flow can be considered a part of a general methodology that can be exploited for the implementation on a complex System on Programmable Chip. An example of application it consists utilizes the reconfigurable clocks generated by PLL and video processing in the reconfigurable module. The architecture of the proposed application will presented in this paper were prototyped using a Cyclone III Starter Board, which is based on Nios II Embedded Evaluation Kit, Cyclone III Edition.