z-logo
open-access-imgOpen Access
IMPLEMENTATION OF 32-BIT HIGH-VALENCY LING ADDER IN MODIFIED FIR FILTER USING APC-OMS APPROACH
Author(s) -
Katrapally Vijaya Kumar,
Saleem Ali,
E. Chitra
Publication year - 2014
Publication title -
international journal of electronics and electical engineering
Language(s) - English
Resource type - Journals
ISSN - 2231-5284
DOI - 10.47893/ijeee.2014.1140
Subject(s) - adder , carry save adder , arithmetic , computer science , parallel computing , multiplier (economics) , lookup table , finite impulse response , very large scale integration , booth's multiplication algorithm , mathematics , computer hardware , algorithm , embedded system , telecommunications , latency (audio) , economics , macroeconomics , programming language

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom