z-logo
open-access-imgOpen Access
FPGA IMPLEMENTATION OF A DWT AND AES PROCESSOR FOR SECURE IMAGE CODING
Author(s) -
Santhosh Kumar R,
Cyril Prasanna Raj,
Y. MANJULA,
M Z Kurian
Publication year - 2014
Publication title -
international journal of electronics and electical engineering
Language(s) - English
Resource type - Journals
ISSN - 2231-5284
DOI - 10.47893/ijeee.2014.1129
Subject(s) - computer science , encryption , field programmable gate array , coding (social sciences) , secure transmission , embedded system , advanced encryption standard , computer hardware , data security , computer security , mathematics , statistics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom