z-logo
open-access-imgOpen Access
Design of an Efficient k-Winners-Take-All Module for ASIC Design
Author(s) -
Myungchul Yoon
Publication year - 2022
Publication title -
international journal of emerging technology and advanced engineering
Language(s) - English
Resource type - Journals
ISSN - 2250-2459
DOI - 10.46338/ijetae1022_21
Subject(s) - application specific integrated circuit , sorting , computer science , computer hardware , binary number , chip , arithmetic , embedded system , algorithm , mathematics , telecommunications

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom