z-logo
open-access-imgOpen Access
Hardware Designs of Cyclic Redundancy Check Code with Calculation Time Trade-Off Strategy
Author(s) -
Thang Viet Tran,
Giao N. Pham,
Bùi Ngọc Anh,
Binh A. Nguyen,
Hanh Thi Pham,
Ngoc T. Le,
Van Quoc Nguyen
Publication year - 2022
Publication title -
international journal of emerging technology and advanced engineering
Language(s) - English
Resource type - Journals
ISSN - 2250-2459
DOI - 10.46338/ijetae0622_06
Subject(s) - cyclic redundancy check , python (programming language) , computer science , verilog , scripting language , redundancy (engineering) , error detection and correction , software , parallel computing , computer architecture , computer engineering , embedded system , computer hardware , programming language , algorithm , field programmable gate array , operating system , decoding methods

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom