z-logo
open-access-imgOpen Access
PAELib: A VHDL Library for Area and Power Dissipation Estimation of CMOS Logic Circuits
Author(s) -
Botond Sándor Kirei,
Verginia-Iulia-Maria CHEREJA,
Sorin Hintea,
Marina Ţopa
Publication year - 2019
Publication title -
advances in electrical and computer engineering
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.254
H-Index - 23
eISSN - 1844-7600
pISSN - 1582-7445
DOI - 10.4316/aece.2019.01002
Subject(s) - cmos , vhdl , dissipation , electronic engineering , electronic circuit , computer science , pull up resistor , power (physics) , logic gate , integrated injection logic , electrical engineering , pass transistor logic , engineering , digital electronics , embedded system , field programmable gate array , physics , quantum mechanics , thermodynamics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom