z-logo
open-access-imgOpen Access
Register Controlled Delay-locked Loop using Delay Monitor Scheme
Publication year - 2004
Publication title -
journal of the korean institute of electrical and electronic material engineers
Language(s) - Uncategorized
Resource type - Journals
eISSN - 2288-3258
pISSN - 1226-7945
DOI - 10.4313/jkem.2004.17.2.144
Subject(s) - delay locked loop , cmos , power consumption , inverter , electronic engineering , power (physics) , loop (graph theory) , lock (firearm) , computer science , shift register , voltage , scheme (mathematics) , propagation delay , electrical engineering , phase locked loop , engineering , jitter , electronic circuit , physics , mathematics , mechanical engineering , mathematical analysis , quantum mechanics , combinatorics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom