z-logo
open-access-imgOpen Access
Design of AT‐DMB Baseband Receiver SoC
Author(s) -
Lee Joohyun,
Kim Hyuk,
Kim Jinkyu,
Koo Bontae,
Eum Nakwoong,
Lee Hyuckjae
Publication year - 2009
Publication title -
etri journal
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.295
H-Index - 46
eISSN - 2233-7326
pISSN - 1225-6463
DOI - 10.4218/etrij.09.1209.0009
Subject(s) - baseband , digital multimedia broadcasting , computer science , interleaving , electronic engineering , data stream , viterbi decoder , real time computing , decoding methods , channel (broadcasting) , algorithm , telecommunications , bandwidth (computing) , engineering
This paper presents the design of an advanced terrestrial digital multimedia broadcasting (AT‐DMB) baseband receiver SoC. The AT‐DMB baseband is incorporated into a hierarchical modulation scheme consisting of high priority (HP) and low priority (LP) stream decoders. The advantages of the hierarchical modulation scheme are backward compatibility and an enhanced data rate. The structure of the HP stream is the same as that of the conventional T‐DMB system; therefore, a conventional T‐DMB service is possible by decoding multimedia data in an HP stream. An enhanced data rate can be achieved by using both HP and LP streams. In this paper, we also discuss a time deinterleaver that can deinterleave data for a time duration of 384 ms or 768 ms. The interleaving time duration is chosen using the LP symbol mapping scheme. Furthermore, instead of a Viterbi decoder, a turbo decoder is adopted as an inner error correction system to mitigate the performance degradation due to a smaller symbol distance in a hierarchically modulated LP symbol. The AT‐DMB baseband receiver SoC is fabricated using 0.13 µm technology and shows successful operation with a 50 mW power dissipation.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here