Open AccessHigh‐Speed Hardware Architectures for ARIA with Composite Field Arithmetic and Area‐Throughput Trade‐Offs
Author(s) -
Lee SangWoo,
Moon SangJae,
Kim JeongNyeo
Publication year - 2008
Publication title -
etri journal
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.295
H-Index - 46
eISSN - 2233-7326
pISSN - 1225-6463
DOI - 10.4218/etrij.08.0108.0194
Subject(s) - loop unrolling , throughput , computer science , block cipher , parallel computing , block (permutation group theory) , computer hardware , field programmable gate array , field (mathematics) , cmos , computer architecture , embedded system , arithmetic , cryptography , electronic engineering , algorithm , engineering , mathematics , telecommunications , geometry , pure mathematics , compiler , wireless , programming language
This paper presents two types of high‐speed hardware architectures for the block cipher ARIA. First, the loop architectures for feedback modes are presented. Area‐throughput trade‐offs are evaluated depending on the S‐box implementation by using look‐up tables or combinational logic which involves composite field arithmetic. The sub‐pipelined architectures for non‐feedback modes are also described. With loop unrolling, inner and outer round pipelining techniques, and S‐box implementation using composite field arithmetic over GF(2 4 ) 2 , throughputs of 16 Gbps to 43 Gbps are achievable in a 0.25 μm CMOS technology. This is the first sub‐pipelined architecture of ARIA for high throughput to date.