z-logo
open-access-imgOpen Access
Implementation of FPGA hardware architecture for optimized SPIHT coder using 2DWT-A
Author(s) -
C Thirumarai,
R. S. Sankarasubramanian,
J Amudha C,
M. Muthukrishnan
Publication year - 2022
Publication title -
deleted journal
Language(s) - English
Resource type - Journals
eISSN - 1748-0345
pISSN - 1748-0337
DOI - 10.37896/pd91.3/91311
Subject(s) - field programmable gate array , computer science , architecture , computer architecture , embedded system , computer hardware , history , archaeology

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom