z-logo
open-access-imgOpen Access
A Cache-based Reconfigurable Accelerator in Die-stacked DRAM
Author(s) -
Yong Joo Kim
Publication year - 2015
Publication title -
jeongbo cheori hakoe nonmunji. keompyuteo mit tongsin siseutem/jeongbo cheori hakoe nonmunji. keompyuteo mit tongsin siseutem
Language(s) - Uncategorized
Resource type - Journals
eISSN - 2734-049X
pISSN - 2287-5891
DOI - 10.3745/ktccs.2015.4.2.41
Subject(s) - dram , computer science , cache , overhead (engineering) , embedded system , speedup , stacking , die (integrated circuit) , computer hardware , parallel computing , operating system , physics , nuclear magnetic resonance

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here