Pair Register Allocation Algorithm for 16-bit Instruction Set Architecture (ISA) Processor
Author(s) -
Ho-Kyoon Lee,
Seon Wook Kim,
Youngsun Han
Publication year - 2011
Publication title -
the kips transactions parta
Language(s) - Uncategorized
Resource type - Journals
ISSN - 1598-2831
DOI - 10.3745/kipsta.2011.18a.6.265
Subject(s) - register allocation , computer science , parallel computing , instruction set , processor register , register (sociolinguistics) , bit (key) , arithmetic , set (abstract data type) , computer architecture , addressing mode , architecture , algorithm , computer hardware , mathematics , operating system , instructions per cycle , programming language , computer network , memory address , central processing unit , semiconductor memory , compiler , art , linguistics , philosophy , visual arts
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom