z-logo
open-access-imgOpen Access
FPGA Implementation of Enhanced Throughput Design of AES Architecture using Nikhilam Sutra
Author(s) -
Bindu Swetha Pasuluri,
Venu Sonti
Publication year - 2022
Publication title -
international journal of electrical engineering and computer science
Language(s) - English
Resource type - Journals
ISSN - 2769-2507
DOI - 10.37394/232027.2022.4.8
Subject(s) - advanced encryption standard , computer science , field programmable gate array , key size , encryption , cryptography , verilog , byte , embedded system , block cipher , key (lock) , aes implementations , throughput , public key cryptography , computer hardware , algorithm , computer network , computer security , operating system , wireless

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom