z-logo
open-access-imgOpen Access
Design of an Efficient Reverse Converter for Moduli Sets
Author(s) -
Patel Beerendra,
Jitendra Kanungo
Publication year - 2022
Publication title -
journal of engineering research
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.168
H-Index - 9
eISSN - 2307-1885
pISSN - 2307-1877
DOI - 10.36909/jer.icmet.17193
Subject(s) - adder , carry (investment) , arithmetic , computer science , modulo , computer hardware , selection (genetic algorithm) , carry save adder , parallel computing , mathematics , algorithm , telecommunications , discrete mathematics , artificial intelligence , finance , economics , latency (audio)

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom