z-logo
open-access-imgOpen Access
A RECONFIGURABLE DATA FLOW ARCHITECTURE FOR SIGNAL PROCESSING APPLICATIONS
Author(s) -
Amitabha Sinha,
Debdeep Basu
Publication year - 2021
Publication title -
synchroinfo journal
Language(s) - English
Resource type - Journals
eISSN - 2664-0678
pISSN - 2664-066X
DOI - 10.36724/2664-066x-2021-7-5-2-6
Subject(s) - computer science , digital signal processing , dataflow architecture , dataflow , data flow diagram , field programmable gate array , signal processing , image processing , computer hardware , computation , parallel computing , signal (programming language) , parallel processing , data processing , digital image processing , embedded system , computer architecture , algorithm , image (mathematics) , artificial intelligence , database , programming language , operating system

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here