Open AccessImplementing Logical Circuits with Four Phase Quantum Dot Cellular Clock using QCA Designer
Author(s) -
Praveen Pathak,
Rabinder Kumar Singh
Publication year - 2020
Publication title -
international journal of recent technology and engineering
Language(s) - English
Resource type - Journals
ISSN - 2277-3878
DOI - 10.35940/ijrte.e6423.018520
Subject(s) - quantum dot cellular automaton , cellular automaton , computer science , cmos , electronic circuit , realization (probability) , electronic engineering , energy consumption , function (biology) , power consumption , power (physics) , computer architecture , electrical engineering , engineering , algorithm , mathematics , physics , statistics , quantum mechanics , evolutionary biology , biology
Quantum Dot Cellular Automata (QCA) is treated as a most promising technology after CMOS techniques. The major advantages of QCA techniques are faster speed, lower energy consumption and smaller size. The implementation of clocks play very big role in the effective design of QCA circuits. In this paper, a QCA circuit is designed using the concept of QCA clocks. The proposed study describes a new method of implementing the logical function with power depletion analysis. The proposed logical function uses total number of 57 cells in which the area of each cell 372 nm2. The energy dissipation in this implementation is 18.79 meV and the total acquired area is 0.192 μm2. The proposed circuit is implemented utilizing QCA Designer. The proposal is excellent in the realization of nano-scale computing with minimal power utilization. The results are compared with the existing approaches and improvements of 6% in the area required and 7% in the number of cells are achieved.