FPGA Implementation of Smart Cryptography Algorithm | Zendy

B. Prathiba | Zendy; E. Lakshmi Prasad | Zendy; Nagnath B. Hulle | Zendy; Sarika R. Khope | Zendy

AI Assistant Blog Pricing

Home ZAIA Blog

Open Access

FPGA Implementation of Smart Cryptography Algorithm

Author(s) -

B. Prathiba,

E. Lakshmi Prasad,

Nagnath B. Hulle,

Sarika R. Khope

Publication year - 2020

Publication title -

international journal of recent technology and engineering (ijrte)

Language(s) - English

Resource type - Journals

ISSN - 2277-3878

DOI - 10.35940/ijrte.e6126.018520

Subject(s) - spartan , field programmable gate array , mceliece cryptosystem , computer science , cryptography , encryption , algorithm , embedded system , computer hardware , parallel computing , operating system , cryptosystem

Mceliece algorithm is one of the simplest algorithm which is widely used in cryptography application for encrypting and decrypting the data. In the proposed work, mceliece algorithm able to allow an infinite number of characters, but for every nine characters, it considered as one iteration due to the fixed length of matrix size (3*3). Findings: This mceliece application running over micro blaze processor, and this processor implemented on Spartan-3E FPGA. The entire experimental setup is implemented using Xilinx platform studio 14.3 and targeted on Spartan 3E-1600E FPGA.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.

Having issues? You can contact us here

Accelerating Research