Open AccessA Novel Architecture for Low Power Adiabatic Cipher
Author(s) -
Samik Samanta*,
Rajat Mahapatra,
Ashis Kumar Mal
Publication year - 2019
Publication title -
international journal of recent technology and engineering
Language(s) - English
Resource type - Journals
ISSN - 2277-3878
DOI - 10.35940/ijrte.c6462.118419
Subject(s) - computer science , advanced encryption standard , s box , power analysis , cryptography , ciphertext , cipher , block cipher , encryption , embedded system , algorithm , operating system
AES stands for Advanced Encryption Standard. It is widely used in today’s various security applications. S-box method is the most common and important in today’s data security and embedded applications.. This S-box consumes a considerable percentage of power of the whole system. S-box is very prone to differential power attacks(DPA). DPA is the most threatening types of attacks in cryptographic systems. In this paper, we have implemented one positive polarity Reed Muller type S-box is implemented using adiabatic logic. Efficient charge recovery logic(ECRL)is used here. FinFET based ECRL is used to implement the S-box has been observed and calculated .The performance of ECRL based S-box is compared with conventional CMOS based S-box. The statistical parameters for DPA cipher design are also analyzed.