Effective Analysis of an Iterative Median Filter-Hardware and Software Perspective
Author(s) -
H. R. Archana,
D.C. Reddy,
Dr Narendra C P
Publication year - 2019
Publication title -
international journal of recent technology and engineering (ijrte)
Language(s) - English
Resource type - Journals
ISSN - 2277-3878
DOI - 10.35940/ijrte.c5564.098319
Subject(s) - computer science , field programmable gate array , filter (signal processing) , software , process (computing) , perspective (graphical) , iterative and incremental development , embedded system , computer engineering , computer hardware , software engineering , artificial intelligence , computer vision , operating system
Image quality enhancement is a very predominant domain of discussion as the complexity of system increases, the software implementation becomes a key factor but it is not always reliable to use the approach for adaptable applications such as medical, military or real time purpose. In order to address such scenarios it is necessary to have a reconfigurable and an adaptable implementation. In this paper we have addressed the hardware modeling of a median filter using double iteration process. The iterative median filter is implemented on an Artix-7 FPGA.
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom