Open AccessFunctional Verification and the Physical Design of MIPS Architecture
Author(s) -
B. Kiran Kumar,
B. Anil Kumar
Publication year - 2019
Publication title -
international journal of recent technology and engineering
Language(s) - English
Resource type - Journals
ISSN - 2277-3878
DOI - 10.35940/ijrte.b2867.078219
Subject(s) - computer science , reduced instruction set computing , pipeline (software) , microprocessor , application specific integrated circuit , physical design , cadence , embedded system , computer architecture , design flow , instruction set , processor design , architecture , arm architecture , microarchitecture , functional verification , implementation , circuit design , computer hardware , formal verification , software engineering , engineering , operating system , art , algorithm , electronic engineering , visual arts
The Microprocessor with no Interlocked Pipeline Stages (MIPS) is Reduced Instruction Set Computation (RISC) based architecture. The RISC is composed of a smallest set of instructions for increasing the speed processor. In this work, functional verification and physical design of the 32-bit 5-stage pipelined MIPS processor is proposed to be done. Here, the physical design is aimed to improve the area, power and speed performance of the design. Cadence SOC encounter is proposed to use for the physical design of the MIPS architecture. Also, this work explores the complete the ASIC flow from RTL to GDSII for MIPS processor using TSMC (Taiwan semiconductor Manufacture Company) 90nm technology. Finally, performance of the proposed implementation will be compared with the existing implementations.