Open AccessEffective Network Interface Architecture for Fault-Tolerant Mechanism Network-on-Chip
Author(s) -
Kodali Radha,
Kasukurthi Ramakrishna,
Krishnaveni Guduru
Publication year - 2019
Publication title -
international journal of innovative technology and exploring engineering
Language(s) - English
Resource type - Journals
ISSN - 2278-3075
DOI - 10.35940/ijitee.l3949.1081219
Subject(s) - network interface , network on a chip , computer science , embedded system , interface (matter) , chip , exploit , fault tolerance , network architecture , throughput , system on a chip , computer architecture , distributed computing , computer network , parallel computing , operating system , telecommunications , computer security , bubble , maximum bubble pressure method , ethernet , wireless
Basically, the denser integration capabilities will enable silicon technology scaling continuously. But in silicon technology higher variability and susceptibility will obtain. In this paper an effective network interfaces architecture if introduced for fault tolerant mechanism network on chip. A chip multi processor is introduced on chip components but this processor will not give effective output. Hence, the introduced system gives high throughput in modern network on chips. This system will exploit the speed of appropriate wire engineering which will transfer the long distance in single clock cycle. The data will be transferred between NOC routers by using Network interface (NI) and IP cores. Hence the proposed architecture will save the life time and overcome the issues of previous system.