Open AccessDesign of Low Power Adders in Digital Circuits Suitable for Power Reduction in Multipliers
Author(s) -
S. Venkatesh Babu,
Dr.A. Jawahar
Publication year - 2020
Publication title -
international journal of innovative technology and exploring engineering
Language(s) - English
Resource type - Journals
ISSN - 2278-3075
DOI - 10.35940/ijitee.c8548.019320
Subject(s) - adder , multiplier (economics) , serial binary adder , transistor count , computer science , carry save adder , xor gate , electronic circuit , arithmetic , electronic engineering , transistor , cmos , reduction (mathematics) , low power electronics , power (physics) , power consumption , logic gate , computer hardware , electrical engineering , mathematics , engineering , algorithm , voltage , physics , geometry , quantum mechanics , economics , macroeconomics
Wireless devices are being evolved at an exponential rate. This evolution is focussing on the development of digital circuits which are incorporated into the processors. The evolutionary process involves individually or a combination of three main objectives namely i) Reduction in size ii) Reduction in power iii) Increase in speed. There is always a trade-off among the above said objectives. In specific multiplying operation inside a processor is one of the core areas where much power is being consumed. On the other hand adders are an integral part in the multiplier circuit. So this work concentrates on designing and analyzing power consumption of five adders namely conventional full adder, 3-transistor XOR based full adder, Gate Diffusion Input (GDI) based full adder, Static Energy Recovery Full (SERF) Adder and full adder using modified XOR gate and finding a resultant low power adder which when implemented for the addition process in multiplier will lead to a reduction in power consumption of multiplier. This in turn reduce the overall power consumption of the processor. The adders are designed using LTSPICE XVII in 180nm technology. The resultant Full Adder using modified XOR gate achieves 61.79% less power compared to conventional full adder and is suitable for multipliers.