Development of an Efficient Router Based on Network on Chip Network

A reconfigurable VLSI architecture for router is the main solution for communication interface quality of service go flexibility of network, cost of chip .The proposed architecture dynamically configure itself with respect to hardware modules such as packet based switch, router and data packet size by changing the conditions of communication and it's requirement at run time .In network on chip were using extended XY algorithm to improve performance of communication. The proposed design work avoids the dead lock and data loss in the path with the help of this design we can achieve high Data through put and low latency .in this paper we are receiving the previous method and approaches of dynamic reconfigurable router in network on chip